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Abstract-We propose new phase-mode logic gates with 
large operating regions of circuit parameters. In the phase- 
mode logic, logic circuits are realized by combination of 
ICF(INI3IBIT controlled by fluxon) gates. The function of the 
ICF gate can be achieved by the two gates which are an INHIBIT 
gateand an ANDgate. These two gates are fabricated by NEC 
25kAlcm2 Nb/AlOx/Nb standard process and successfully 
demonstrated. A Monte-Carlo calculation is used for evaluating 
yields of the gates. From 1000 calculations for each gates, we 
show that each yield of the INHIBIT gate and the AND gate does 
not decrease with increasing B =7% and B -9% which are the 
standard deviations of the parameter spreads. A realization of 
high-reliability LSI circuits will be expected by using these 
gates. 
Index Terms-logic gate, phase mode, single flux quantum, 
superconductive device 
I. INTRODUCTION 
HE mah&txm of superconducting digital devices is 
presently single flux quantum(SFQ) logic[ 11-[3] because 
of high-speed switching and extremely low power 
consumption. We have proposed the phasemode logic which 
is such SFQ logic for high-speed digital computation[l]. In 
the phasemode system, SFQs are employed as information 
bits, furthermore, all logic functions are achieved by using 
propagating pulses and interactions between SFQs. Main 
diffaences between phasemode logic and rapid single flux 
quantum(RSFQ) logic are as follows : (1)We have proposed an 
ICF(INHIB1T controlled by fluxon) gate as the basic device of 
the phasemode logic for circuit simplicity[4]. (2)The system 
operates asynchronously by using one timing signal being 
attached to one word, and is a self-clocking system where it is 
not required to use up a fixed time interval[l]. Some 
fundamental digital circuits have been fabricated using the ICF 
gates based on branched circuits of Josephson transmission 
lines (JTLs)[5],[6]. We have also introduced an ICF gate by an 
RSFQ circuit scheme. However, the ICF gate using RSFQ is 
not robust against circuit parameter spreads, because the 
operation of the ICF gate is relatively complicated[6]. 
Recently, we are studying a parallel processing system in the 
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phase-mode logic[7]. For such large system, it is important to 
realize circuits with the high yield and large parameter 
margins. 
In this paper, we propose new phase-mode logic gates with 
large operating regions of circuit parameters. The functions of 
the ICF gate can be achieved by the two separate gates which 
are an INHIBIT gate and an AND gate. These gates are 
fabricated by a Nb/AlOx/Nb Josephson junction technology 
and sumsfidly tested. We show that each of two gates has 
high yield by Monte-Carlo simulations assuming parameter 
spreads. A realization of high-reliability LSI circuits is to be 
expected of these gates. 
11. INHIBIT GATE AND AND GATE 
We carry out numerical simulations on JSIM in the 
following sections. The proposed circuits are fabricated by 
NEC 2.5kA/cm2 NblAlOx/Nb standard process[8]. Junction 
parameters of numerical simulations are set to be within this 
process. Each junctions is shunted by the resistor making the 
McCumber parameter unity. Josephson transmission lines 
shown in Fig.1 are connected to inputs and outputs of circuits. 
Fig. 1 shows only one section of the JTL. 
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Fig. 1 .  Josephson transmission line. Device parameters are L-1.7pH and 
IC I =Zc2=0.25mA. 
We have proposed an ICF gate as the basic device of the 
phasemode logic. This gate has two inputs (X,Y), two 
outputs (A,B), and a reset input(Re). The function of this gate 
is to control a destination (A or B) of an SFQ ftom the X 
input by using an SFQ from the Y input. The gate is reset 
every one operation by an SFQ from Re as a timing signal. 
The A output and the B output represent logical INHLBIT and 
AND, respectively. Because INHIBIT is an universal operator, 
all logical functions can be constructed by combination of the 
ICF gates. However, we also use the AND function 
accompanied with the gate, because a logical representation by 
only combination of INHIBIT functions becomes lengthy[ 11. 
Since the first proposal, some types of ICF gates have been 
proposed[4], [6], [9], [ lo]. We have also introduced an ICF gate 
by an RSFQ circuit scheme. The gate has the same structure as 
D Flip-Flop with complementary outputs[l 13 in RSFQ logic 
family. However, the gate is relatively complicated structure 
and is not robust against the variation of circuit parameten[6]. 
To get large operating regions of circuit parameters, two 
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bct ions of INHIBIT and AND should be executed in sepmte 
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J4 and J6. 
*If the internal state is “l”, an SFQ fkom X switches J1 and 52, 
and is eliminated by the trapped SFQ. 
*If the internal state is “l”, an SFQ from Re eliminates the 
trapped SFQ by switching J11, J9, and 57. 
Namely, an SFQ from Y inhibits an SFQ of X input Erom 
transferring to A output. 
Figs. 2(b) and 3(c) show the numerical operation and the 
parameter margins, respectively. The bias margin of the gate is 
538%. The critical margin in the device parameters is 
wide(MO%). Therefore, this gate is expected to be robust 
against variations of parameters, an environment electrical 
noise, and a thermal fluctuation. 
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Fig. 2. INHIBIT gate. (a) Equivalent circuit and Moore diagram. (b) 
Dynamics of the gate. (c) Device parameters and parameter margins. The 
bias value of 0.631~ in the figure means that each of junctions of STLs is 
biased to 63% of the critical current Ic=O,25mA. The margin of -100% 
means that the circuit can operate even if the junction is removed. 
A. INHBITgate 
The INHIBIT output of the ICF gate can be realized as 
shown in Fig.2. The operations of the INHIBIT gate are as 
follows: 
*If the internal state of the gate is “U’, that is, no SFQ is in the 
loop composed of J2, J6, L3, L2, and 57, an SFQ from X 
outputs to A terminal through J1, 58, J5, and 53. 
*If the internal state is “O“, an SFQ Erom Y is trapped in the 
loop composed of 52, 56, L3, L2, and 57 after passing through 
Fig. 3. INHIBIT gate fabricated by NEC 2.5Wcm2 Nb/AlOx/Nb standard 
process. (a) Microphotograph. (b) Low-speed test result. The three upper 
traces show input currents of DUSFQ converters. The bottom trace shows 
the output voltage of the SFQ detector. The voltage of the detector retums to 
zero by another signal which is not shown in this figure. 
Figs. 3(a) and 4(b) show the microphotograph and the 
low-speed test result of the gate. From Fig. 3(b) we can 
confirm the proper inhibit operation which generates the 
output voltage for only X input. 
Unfortunately, the measured lower and upper bias margins 
are +3% and +27%, respectively. The discrepancy between the 
simulated and measured margins is due to two apparent 
reasons. One of the reasons is a layout error of DC/SFQ 
converter. At the lower bias region we could not generate an 
SFQ due to this error. Another m o n  is a difference of the 
critical current density(J,) which is 15% larger than the 
designed value. Therefore, we can expect to get the higher 
margin(over SO%) &er the improvement of the small 
problems. 
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J6 J4 L2 e as the INHIBIT gate(*40%). The lower and upper bias margins are -65% and +43%, respectively. Figs. 5(a) and 5@) show the microphotograph and the 
low-speed test result of the gate. From Fig. 5@) we can 
confirm proper AND operation which generates the output 
voltage when both of X and Y inputs are given. The measured 
lower and upper bias margins are +5% and +38%, respectively. 
The discrepancy between the simulated and the measured 
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Fig. 4. AND gate. (a)Circuit diagram and Moore diagram. (b)Dynamics of 
the gate. (c)Parameter margins. 
B .  AND gate 
Fig. qa). The operations of the AND gate are as follows: 
*If the internal state of the gate is “O“, an SFQ fiom X is 
discharged from J 1. 
*If the internal state is “O“, an SFQ from Y is trapped in the 
loop composed of L2, J3, and 52(L2,54, and J5). 
*If the internal state is “l”, an SFQ from X switches 52 and 54, 
and transfers to B.  
*If the internal state is “l”, an SFQ fiom Re eliminates the 
trapped SFQ by switching J5 and 53. 
Strictly speaking, this gate should not be referred as the 
AND gate, because the gate needs a sequence between X and Y 
to operate as logical AND. However, we assume timing of the 
gate is controlled by Re signal, and refer this gate as the AND 
gate for the sake of convenience. 
Figs. 4@) and 4(c) show the numerical operation and the 
parameter margins, respectively. The critical margin is as wide 
The AND output of the ICF gate can be realized as shown in 
B 
Fig. 5. AND gate fabricated by NEC 2.5kA/cm2 Nb/AlOx/Nb standard 
process. (a) Microphotograph. (b) Low-speed test result. 
111. DISCUSSION 
In this section, we discuss the yield and the speed of the 
proposed two gates based on numerical simulations. We have 
already evaluated parameter margins on the assumption that 
only one parameter varies from its designed value. However, 
assuming that two circuits have the same value of the critical 
margin, both of the two circuits do not always have the same 
tolerance against variations of parameters. Therefore, an 
evaluation of the yield using Monte Carlo calculations is 
significant for practical use of a circuit[ 121. 
Fig. 6 shows evaluations of the yields on the assumption 
that parameters of the gates have a distribution with the same 
normalized standard deviation 6. The simulations for one plot 
are carried out 1000 times by using a different set of randomly 
chosen circuit parameters for each trial. Each yield of the 
INHIBIT gate and the AND gate does not decrease with 
increasing 6 =7% and 6 =9%, respectively. The gates have 
enough tolerance against the parameter variations, since we 
usually assume that circuits fabricated by a standard process 
have variations of 6 =3-5%. 
Fig. 7 shows distribution of bias margins on 50 trials 
assuming 0 =5%. We can get a large bias margin(over Q5%) 
in even the worst case. 
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Finally we show the evaluations of delay times. Table I 
shows the delay times in the two cases of A and B outputs 
from X input. The delay time of the combination of INHIBIT 
and AND gates is I .6- 1.7 times larger than the ICF gate based 
on D Flip-Flop with complementary outputs [ 6 ] .  The increase 
of the delay time includes a delay of T-bmch[l] circuit 
distributing pulses to the two gates. Another disadvantage is 
an increase of occupied area. The circuit area occupied by the 
combination of the two gates is roughly two times as large as 
that of the ICF gate. However, an integration of the circuits 
using two gates with large operating regions of parameters will 
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IV. CONCLUSION 
We have proposed new phassmode logic gates with large 
operating regions of circuit parameters. The limctions of the 
ICF gate can be achieved by the separate two gates which are 
an INHIBIT gate and an AND gate. These two gates have been 
fabricated by using NFC 2.5kA/cm2 Nb/AlOx/Nb standard 
process and sumsfidly demonstrated. A Monte-Carlo 
calculation has been used for evaluating yields of the gates. 
The results of 1000 Monte-Carlo calculations shows that both 
yields of the INHIBIT gate and the AND gate do not decrease 
with increasing CY =7% and CT =9% which are the standard 
deviations of the parameter spreads. Therefore, these two gates 
have enough margins for LSI with about 1000 gates. A 
realization of high-reliability LSI circuits is to be expected of 
these gates. 
TABLE 1 
NuhfERICAL ESTIMATION OF DELAY TIME 
ICF gate[6] INHIBIT/AND gates 
Y=O, X+A 9Ps 15ps 
Y=l, X+B 5PS 8PS 
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Fig. 7. Distributions of the bias margins assuming the circuit parameter 
variations(0 =5%). The bias margin of the AND gate denotes only upper bias 
margin, because its lower bias margin is very large. Both of the INHIBIT 
gate and the AND gate are simulated 50 times. 
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